On Fingerprint Processing Involving Modern Massively Parallel Architectures

Stanislav Sartasov, SPSU, St. Petersburg, Russia.

# Introduction

Fingerprint recognition is still the most widely accepted mean of person identification and authentication. Two recent trends can be observed in automated fingerprint identification systems (AFISs): a shift towards mobile security systems and a querying of a very large fingerprint databases (of order 106-107). Consequently two separate challenges arose in the field of fingerprinting: how to robustly identify a person with limited computational resources and how to speed up the processing of a very large database? The scalability problem of the biometric database is a long known issue. With the number of records increasing so does the response time of the biometric system, and for a subset of AFISs, the real-time AFISs, time is one of the quality characteristics.

In a generic AFIS there are following processing steps:

1. Image acquisition on a scanner
2. Image transmission from a scanner to the processing unit
3. Image enhancement (IE), can be omitted
4. Feature extraction and template building
5. Matching the template against database or part of it
6. Decision making whether to grant or deny access given the matching results

In order to improve the performance of the system in general one should improve the performance of every step, which is usually obtained through the introduction of parallelism. A note should be taken that steps 1 and 2 are usually hard to speed up due to hardware implementation of this process, yet their addition to a total processing time tends to be relatively small. As most systems implement step 6 in a form of a rule-based module with a single rule, the parallel implementation in this case might also be redundant.

With the hyperthreading and multi-core processors becoming available in the mid-2000s the simple way to improve the system performance was implemented in a commercially available systems. The template database is chunked equally by the number of physical or logical cores and each chunk is processed independently, not unlike map-reduce approach. For a large-scale applications computing clusters were designed implementing the same approach. With the development of virtualization technologies and private clouds management of such clusters is simplified, however buying a new device and operational costs (e.g. electricity) are high.

General Purpose Graphical Processing Unit (GPGPU) computations is now a proven way to enhance a system performance in HPC. Among the many technologies available to the programmer (e.g. OpenCL, DirectCompute) NVIDIA CUDA technology is the most advanced and readily available.

In this paper we demonstrate our results of implementing various steps of AFIS processing using NVIDIA CUDA technology. The paper is organized as follows. In section 2 an overview of parallel fingerprinting algorithms research to date is given. A small overview of CUDA technology is provided in section 3. The discussion of various aspects in parallel fingerprint processing is given in sections 4 to 6 and a conclusion is made in section 7.

# Related works

Prabhakar and Kameswara in [1] propose a scheme for a coarse minutia-based matcher for filtering out stored fingerprint templates that are unlikely to match the presented one. The proposed scheme is a de-facto continuous classifier [LINK TO ALESSANDRA LUMINIA] with a percentage of matched minutiae used to form a point in a 1D space. Each feature of a query minutiae vector is loaded to a separate processor elements (PE). Every feature of a stored minutia vector is matched independently with every query feature. If at least one of the PE produces a positive result, total matched count is increased. However the algorithm is made in assumption that two fingerprints are already aligned in orientation and the core point is detected in both of them. It should be especially noted that authors explicitly stated the usefulness of a SIMD processor for implementing the algorithm.

A similar approach is proposed by Ratha, Jain and Rover in [2] and [3] for FPGA which are well known for their parallel capabilities. Additional steps are done to prevent the same feature from being matched more than once. Matching speed of 2.6\*10^5 matches per second is reported. Unfortunately, this algorithm also requires two templates to be aligned in orientation and by their core position. SIMD processor efficiency for the task is once again noted. Authors also make a statement about two levels of parallelism in matching algorithm: macro-level for inter-template matching and micro-level for intra-template matching.

Gowrishankar in [4] describes a scheme of a feature extraction algorithm for a binary skeletonized image based on the neighbor colored pixels count and proposes the usage of massively parallel architecture of a computing device due to the information being extracted from a small neighborhood around each pixel.

Bai et al. in [5] investigate the capabilities of a NVIDIA graphic boards supporting CUDA for the parallel implementation of a well-known FingerCode algorithm [LINK TO JAIN]. It should be noted that authors use a slightly modified version of a FingerCode due to technological limitations of a chosen matching scheme, but report a performance of 2.03 million of matches per second.

Cappelli, Ferrara and Maltoni report of a new local minutiae template based on a metric calculated for a minutiae around a sample one in a 3D lattice points inside a cylinder structure and its matching technique in [6] with a consequent consolidation step. The optimized version of such a template can be reduced to be a bit vector which can be efficiently matched with each other. Different approaches for consolidation step are then proposed. In a later press-release [LINK TO BIOLAB] authors state the increase of performance from 2.5 million mathes per second on a CPU to 4 million on a GPU.

# NVIDIA CUDA overview

The NVIDIA CUDA technology is used in a GeForce family of graphic boards [LINK]. Its programming model is shown on fig.2.



Fig.2. CUDA programming model

According to this model all computations are divided to CPU-based and GPU-based with CPU aliased as host and GPU as devised. During computation the host calls the device sending a program kernel – a compiled GPU shader. Prior to a kernel execution a device threading configuration occurs. It is assumed a large number of threads will be created during kernel execution. Those threads are united as blocks. All threads of a single block are executed on a single device multiprocessor, and the threads in the block are physically united in the warps where instructions are executed simultaneously. The set of blocks makes a grid. Currently the number of threads in a warp is 32, the dimensionality of block and grid is not bigger than 3 with a limitation of a 1024 threads maximum per a single block. Up to 16 blocks with a total number of threads not bigger than 2048 can be executed simultaneously on a single multiprocessor.

The CUDA technology allows the algorithms development for a powerful streaming processor with a possibility of a simultaneous computations in a several thousand threads at once. Of course there are some notable limitations:

1. The block size should be chosen with a register memory consumption per thread in mind as its amount is limited in each multiprocessor.
2. Global memory I/O are recommended to be optimized in such a way that, simply put, threads with a neighboring indexes are accessing neighboring 4-bytes words. This will allow to access the data in batches instead of single word access for each thread.
3. It’s forbidden to use recursive functions.
4. Branching to different paths is executed slower than branching to a single path by all threads.

Thus implementing some algorithms in GPGPU might be difficult.

# Image enhancement and minutiae extraction

|  |  |  |
| --- | --- | --- |
| Database (resolution) | NVIDIA GeForce 560, ms | NVIDIA GeForce 570 |
| FVC2000 DB2 (256 x 364) | 20 | 15 |
| FVC2004 DB1 (640 x 480) | 60 |  |

# FingerCode

Literature

1. A parallel algorithm for fingerprint matching, RVSN Prabhakar, Kameswara Rao
2. Ratha, Jain, Rover. An FPGA-based Point Pattern Matching Processor with Application to Fingerprint Matching
3. Ratha, Jain, Rover. Fingerprint Matching on Splash 2
4. Gowrishankar, Fingerprint Identification on a Massively Parallel Architecture
5. Bai et al. GPU-accelerated fingerprint matching
6. Cappelli, Ferrara, Maltoni, Minutia Cylinder-Code: A New Representation and Matching Technique for Fingerprint Recognition